Introduction to Signal Integrity and Radiated Emission in a Digital

Foreword
The widespread growth of high-speed and broadband systems poses increasing challenges to the designers of modern information and communication equipment. Effective signal integrity (SI) and electromagnetic compatibility (EMC) solutions are fundamental for the marketing of reliable devices able to ensure perfect functionality and compliance with legal standards.
In the area of high-speed design, it is necessary to analyze power and signal integrity issues at an early stage of the design, before the prototype board is fabricated. Typical signal integrity issues are reflections and crosstalk. Typical power integrity issues are power supply system input impedance, simultaneous switching noise, printed circuit board (PCB) resonance, decoupling capacitor placement, and edge radiations. Power distribution systems play an important role in power and signal integrity and electromagnetic interference (EMI). It is a common experience that the EMC of digital systems improves significantly when boards are subjected to careful power integrity and signal integrity analysis. To this end, it is necessary to analyze the input impedance between power and ground and further provide an equivalent circuit model for signal integrity analysis. Also, the prediction of simultaneous switching noise must be performed in the time domain, employing non-linear models for drivers and receivers.
This book provides a good overview of the above-mentioned SI and EMC issues, and discusses how to design boards with a careful consideration of signal and power integrity. Using realistic case studies and downloadable software examples, a leading expert from industry and his academic coauthor demonstrate today's best practices for designing and modeling interconnects in order to distribute power and minimize noise efficiently.
The reader will enjoy a review of the most important phenomena determining the SI and EMC of PCB systems equipped with digital circuits. The aim of this book is to highlight the effects of variation in design parameters on system performance, and to provide criteria for design. For all of the phenomena mentioned, mathematical models are specified. Many of these models are ready to implement in high-level formula-evaluation programs and/or circuit simulators, and the authors provide useful examples of such implementation.
The approach and practical examples of this book make it a valuable tool for learners and professionals concerned with signal and power integrity and electromagnetic interference, including electrical engineers, system designers, and signal integrity engineers.
In conclusion, the efforts made by the authors to produce this quality contribution should be highly praised. I am sure that the publication of this book represents a significant step forward in promoting the awareness of SI and EMC problems among the designers of electrical and electronic systems. With this in mind, I recommend this book to the reader, and I wish every success to this work and to its authors.
Flavio Canavero
Politecnico di Torino, Turin, 2008 Preface Following the foreword by Prof. Canavero, we would like to give more details concerning the content of this book. The book is designed to meet the needs of high-speed digital designers and as support for electrical engineering and physics students who desire to gain knowledge of signal integrity (SI), electromagnetic interference (EMI) and radiated emission (RE) topics. One of the two authors has had industrial experience over a period of more than 30 years in designing telecommunication equipment, and the other author is a professor of the University of Rome, with research and academic educational experience. Therefore, the intention of the authors is to provide the reader with the fundamental principles of SI, EMI, and RE by using rigorous theory, appropriate models for prediction, and experimental results for investigation and validation of the models. The book's main objective is to study the electromagnetic (EM) phenomena concerning printed circuit boards (PCBs) and their attached cables, considering the interconnect driven and loaded by digital devices. This is a very important aspect to consider, as the non-linear behavior of digital devices greatly influences the performance of the interconnect in terms of reflection, crosstalk, and switching noise. Modeling of PCBs and cables is a basic topic of the book, as this helps significantly in reducing the cost of a product and in saving design time. This is a very important issue, bearing in mind the new European EMC Directive of December 2004. One of the main novelties of the new Directive is to allow the use of appropriate models for computations/simulations in order to demonstrate that a product meets the regulatory limits. Therefore, costly and time-consuming radiated emission measurements in very large semi-anechoic chambers or open-area test sites can be avoided.
Many of the models outlined in the book are new (not presented in other books) and experimentally validated. Most of them come from past and recent works presented by the authors and/or other researchers at international symposia and published in specialized magazines such as the IEEE Transactions. Other models are presented for the first time in this book. The models are based on analytical approaches or on equivalent circuits suitable for implementation in popular mathematical commercial codes (MathCad, MATLAB R ) or SPICE-like circuit simulators respectively. One of the most important feature of the book is the use of commercial full-wave numerical codes to investigate phenomena related to SI and RE. How to simulate PCBs in 3D structures or set-ups for measurements is outlined, with explanation of the meaning of the basic parameters used. How to build up an appropriate model taking into account the significant parts of the structure considered is also discussed. The very dangerous resonant effects occurring when a PCB structure under study is electrically large for the frequencies of interest can be evidenced by these tools.
Many of the experiments reported come from direct industrial experience. Measurements and simulations are used to investigate basic mechanisms concerning SI and RE, to validate models, and to provide design rules for practicing engineers as well. And last but not least, an important purpose of this book is that the reader may be helped in understanding and in using professional industrial software for SI and EMI predictions that can be purchased from software houses for pre-and post-layout simulations, such as Mentor (Hyperlynx), CST (CST STUDIO SUITE 2008), ANSOFT (HFFS), etc. It is worth pointing out that these modeling tools can provide the design team with reliable numerical results, taking guesswork out of the design and providing SI and EMC engineers with the credibility to get their design recommendations seriously considered by the team.
The book is organized as follows:
Chapter 1 is an introductory chapter in which the reasons for SI and RE investigations are explained, basic definitions of the physical quantities used are given, and some examples are reported to support the basic concepts. Introductory material on analytical formulation, circuit models for SPICE-like simulators and full-wave codes based on numerical methods such as Method of Moments (MOM) and the Finite Integration Technique (FIT) is also included.
Chapter 2 is devoted to a description of the main characteristics of the basic families of digital devices such as TTL, CMOS, and ECL. Some material seems not to have been updated, but the intention of the authors is to provide a background to understand the performance of the latest developments of components for high-speed applications based on CMOS, ECL, and LVDS technologies. The chapter ends with an introduction to the standard IBIS models, which are useful as a fast and accurate behavioral method for modeling I/O buffers based on I /V curve data derived from measurements or full-circuit simulations. An example of the use of this type of model by SPICE is given.
Chapter 3 is devoted entirely to the inductance concept, which greatly influences SI and RE performance. Self and mutual loop inductances are introduced with rigorous theory as the basic background for introducing the concept of partial inductance associated with a part of a loop. The concept of partial inductance is extensively used in the book for modeling interconnects and discontinuities in PCBs. Formulae for typical structures are provided in Appendix A.
Chapter 4 is complementary to Chapter 3 and is devoted to the capacitance which is fundamental with the inductance for building an interconnect model. The definition of commonand differential-mode inductance and capacitance, useful for implementing EMI filters and differential signaling, is provided at the end of Chapters 3 and 4.
Chapter 5 provides methods for predicting reflections in interconnects with digital devices. The novelty of this chapter is how to use an exact lossless transmission line model for mathematical codes and/or SPICE in order to compute the signal launched onto the line when the interconnect has powered terminations to enhance the driver capability of a buffer.
Chapter 6 examines the very important topic of crosstalk among traces in PCBs. After the basic concept of inductive and capacitive coupling, an exact circuit model for SPICE, based on odd and even modes of propagation, is presented for two coupled lines. This model is useful for crosstalk and differential signaling simulations. For more than two coupled lines, a model based on n-decoupled modes of propagation is presented, and experimental validations with IBIS-like models for TTL and CMOS devices are provided.
Chapter 7 introduces the lossy line fundamental parameters concerning skin, proximity, and dielectric effects. The problem of modeling lossy lines in the transient domain, considering the frequency dependence of the line parameters, is for the time being not completely solved. Therefore, the main aim of this chapter is to provide methods suitable for the simulation in the time domain of SI in traces and cables. Two methods are described and validated experimentally: one is based on the Vector Fitting technique, which makes it possible to model a segment of line by a net of lumped circuit elements (resistance, inductance and capacitance), the other one is based on convolution integral of S-parameters of the line. Both methods allow simulations directly in the time domain with non-linear loads. Appendix B provides closedform expressions for calculating the characteristic impedance, delay time, and attenuation of traces having the structure of a microstrip or a stripline.
Chapter 8 investigates the noise in the power distribution network (PDN) of a PCB that is caused by the switching of digital devices. Fixes are provided to mitigate this type of interference. The limiting effects of the effective partial inductances associated with the decoupling capacitors and leads used for lowering the PDN impedance are discussed in detail. An example of how to simulate by SPICE some types of PCB with different stack-ups and equipped with digital devices and decoupling capacitors is presented and validated experimentally in the transient domain. Three models based on the analytical formulation, circuit simulation and full-wave numerical computation, for predicting in the frequency domain the PDN impedance and resonance frequencies in a pair of power and ground planes populated by decoupling capacitors are given in Appendix C. Ground and power bounce phenomena due to parasitic effects associated with the packaging of digital devices is studied by circuit simulations and measurements.
Chapter 9 is devoted to the problem of radiated emission (RE) from PCBs and attached cables. After a short introduction concerning how to model the spectrum of typical periodic digital signals and noises, the problem of how to model common and differential emissions in the far-field zone is discussed in order to meet the RE limits of the standards. The task of separating these two modes of emission is very important for setting design rules to mitigate radiated emission by using fixes such as power and ground planes in PCBs, EMI filters, and shielded cables. Radiation mechanisms are investigated by equivalent circuits of the structures under study, considering the parasitic elements in terms of inductances and capacitances. In doing so, the concept of partial inductance introduced in Chapter 3 becomes fundamental, as does the concept of capacitance associated with the displacement current between the structure and its environment. The concept of transfer impedance of shielded cables is also introduced, and related models for RE prediction are provided. One of the merits of this chapter is that many experimental results are reported as validation of the models presented. The chapter ends with a discussion on how to simulate complex systems in order to obtain radiation patterns by numerical techniques. Appendix D provides closed-form expressions for calculating radiated fields for typical structures in PCBs and set-ups for measurements according to the RE standards.
Chapter 10 investigates several topics concerning grounding in and among PCBs. The first topic deals with the ground loop coupling (GLC) that occurs when the return signal path is in common with other signals and subjected to interference from the environment. The concept of transfer impedance as a measure of the level of interference is introduced, and circuit models for GLC computation are given. Ground strategy for mitigating GLC is discussed, and typical connector structures for PCBs are simulated for an appropriate pin assignment. A second very important topic is the determination of the return path of the signal current in typical multilayer PCB structures. The importance of ensuring a low-impedance path for the return current by using appropriate routing and locations of decoupling and stitching capacitors is shown. A third topic deals with an investigation of the benefits offered by several fixes: mitigation of simultaneous switching noise (SSN) in PDN with decoupling capacitors located over the entire PCB; splitting planes to block the propagation of unwanted electromagnetic waves; realization of power islands; shorting vias; using EMI filters. These fixes are discussed and quantified by simulations for a complex structure of a PCB with an attached cable inserted in a shielded box. Appendix E introduces the nodal method, which is useful for computing the effective partial inductance associated with a return signal path of finite size for GLC computation and return current distribution determination.
Chapter 11 presents two key instruments useful for characterizing PCB structures and for extracting circuit parameters regarding interconnects and discontinuities occurring in highspeed digital systems. The first instrument is the time domain reflectometer (TDR), which performs measurements in the time domain. This is very useful for characterizing interconnects in terms of characteristic impedance, delay, and losses. The second instrument is the vector network analyzer (VNA), which performs measurements of S-parameters in the frequency domain. These parameters become increasingly important as the working frequency of high-speed digital devices increases, and they make it possible: to determine the resonance frequencies of PCB structures; to extract the circuit parameters of components and discontinuities in PCBs; to characterize losses in traces, as outlined in Chapter 7. SPICE and numerical codes are used to highlight the errors a user may encounter if the parasitic elements of the connections between the device under test (DUT) and instruments for measurements are not correctly accounted for. The chapter ends with an important discussion regarding the validation of the numerical models used for radiated emission predictions by comparison with measurements. It is shown that the level of agreement between computed and measured data depends on the uncertainty of the set-up used for carrying out measurements, the instruments, and the environment.
Chapter 12, the final chapter of the book, examines two important topics: differential signaling and how to model discontinuities in PCBs. Differential-mode transmission is the most effective manner for designing a very high-speed digital system for best performance in terms of SI and EMI. The main advantages offered by differential-mode signals over singled-ended signals are discussed in detail. A standard technique for implementing differential signal transmission in a system such as Advanced Telecommunications Computed Architecture (ATCA) is introduced, and an example of the realization of a motherboard according to this technique is outlined. The main characteristics of LVDS devices are investigated by measurements (SI and EMI) and by circuit simulations (crosstalk). The chapter ends by describing how to model discontinuities in PCBs such as trace bends, connectors, and ground slots with simple equivalent circuits. An example of the extraction of a parasitic inductance parameter to be associated with a ground slot is provided by using a commercial numerical code. Finally, package-type connections for integrated circuits are presented and discussed.
The basic models used for computations/simulations in the book can be downloaded from the Wiley website. A list of these files, written in MathCad and MicroCap format, is given in Appendix F. To run the MicroCap files, the reader must download the demo version of MC9 from www.soft-spectrum.com, while for readers who do not use MathCad the analytical models are also given in files readable by Word.
We would like to acknowledge the invaluable suggestions and constructive criticisms of Prof. F. Canavero, Prof. A. Orlandi, Prof. T. Hubing, Dr Elya Joffe, Dr M. Borsero,
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Introduction to Signal Integrity and Radiated Emission in a Digital System
This is an introductory chapter in which the motivations for studying the subjects of Signal Integrity (SI) and Radiated Emission (RE) are discussed.
Signal integrity is a very important task and deals with the need to ensure that electrical signals are of sufficient quality for proper operation. Signal integrity affects all levels of electronics packaging, including, but not limited to, the Integrated Circuit (IC). For high-speed digital products, at the level of an IC package or Printed Circuit Board (PCB), the main issues of concern for SI are reflections occurring because of interconnect discontinuities, noise induced by neighbouring connections (crosstalk), and noise on power distribution, produced by switching of the digital devices. All these noises can cause functional problems if they are not mitigated by controlling parameters such as the characteristic impedance and spacing of interconnects, which, owing to fast switching of the actual digital devices, should be considered as transmission lines. An overview of the noises affecting SI is given in this chapter, leaving a detailed discussion to the following chapters where the different noises are introduced and investigated separately.
The interest in radiated emission is due to the fact that an apparatus or system must be electromagnetically compatible with its environment. Electronic devices generate electromagnetic fields that unintentionally propagate away from the device's structure, and they may interfere with their normal operation or the normal operation of other devices in close proximity. For this reason, the allowable radiated emissions from electronic modules are regulated by mandatory standards which must be complied with before marketing the apparatus or system. In this chapter, FCC part 15 and CISPR 22, relating to emission from digital systems, are highlighted, and the sites for measurements are discussed. Particular emphasis is given to the new EMC European Directive 2004/108/EC which makes it possible to demonstrate conformity of a product to the essential requirements of emission and immunity by using calculations and therefore computer simulations instead of measurements. The three main sources of emissions of a complex digital system (traces, integrated circuits, and cables) are investigated. High-Speed Digital Systems Spartaco Caniggia and Francescaromana Maradei C 2008 John Wiley & Sons, Ltd An example of a complex system that complies with the RE requirements is reported, and its emission spectrum with and without shielding is discussed. The difficulties in mitigating radiated emission are shown by using simple radiating structures.
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In the third part of this chapter, signaling parameters significant for SI are defined. Some examples of data errors when the voltage and current specifications of the devices are not met owing to reflections on the interconnects are provided. An example of an eye diagram for jitter signal evaluation is provided.
Finally, the last part of the chapter offers an overview of the methodologies suitable for developing prediction models of SI and RE problems. Advantages and drawbacks regarding mathematical, circuit, and numerical codes for simulation are discussed. A list of problems solved by simulation and reported in the book is provided.
Power and Signal Integrity
Power and signal integrity addresses two concerns in electrical design aspects: the timing and the quality of the signal. The goal of power and signal integrity analysis is to ensure reliable high-speed data transmission. This can mainly be done by setting up design rules in order to mitigate the delays and distortions of digital signals due to reflections, crosstalk, and switching noise ( I-noise): r Reflection refers to signal waveform distortion caused by discontinuities along the interconnects of the digital devices, such as impedance mismatch, stubs, vias, and other line discontinuities.
r Crosstalk refers to the noise produced in a signal line by other lines as inductive and capacitive coupling.
r Switching noise refers to the disturbances induced in a signal line by the voltage drop along the inductive path of the power supply network for the IC and its packaging. This noise is also called ground bounce, I-noise or Simultaneous Switching Noise (SSN).
Power and signal integrity are not regulated by standards because the associated disturbances are considered as internal noises of the system and therefore they do not interfere with the environment or other nearby equipment or systems. It is the task of the PCB designer to prepare a set of design rules to limit these types of noise which affect both timing and quality of the signal. To accomplish this goal, circuit and numerical simulations are used.
The first step to evaluate these types of problem consists in modeling by an equivalent electrical circuit the physical structure of the PCB where the digital devices are located. The physical parameters of the PCB to be considered are: the width, thickness, and spacing of the interconnects (traces); the dielectric constant of the substrate; the via or hole diameter and spacing. The modeling is usually performed by means of closed-form expressions when available, or by using field-solver programs to calculate the desired inductances, capacitances, and resistances. Once these linear network parameters are known, any required quantity, such as the characteristic impedance of the line Z 0 (ohm), the line propagation delay time T D (seconds), and the line coupling coefficients, can be calculated. The first two parameters are defined as
where L is the per-unit-length inductance of the line (H/m), C is the per-unit-length capacitance of the line (F/m), l is the length of the line (m), and t pd is the per-unit-length propagation delay time of the line (s/m). The key parameters defined by Equations (1.1) are nominal and frequency independent in the frequency range of interest. They refer to a lossless interconnect and depend on the interconnect geometry. For typical stripline and microstrip trace structures used in multilayer PCBs, Z 0 and T D can be computed with closed-form expressions as reported in Appendix B. These two parameters greatly affect the performance, the net design, and the noise limits of power and signal distribution, as will be shown in the following sections [1].
Power Distribution Network
The Power Distribution Network (PDN) for a typical PCB is depicted in Figure 1 .1a. A Voltage Regulator Module (VRM) (i.e. DC/DC converter) provides the required power supply to the digital device by a pair of bus bars or solid copper planes indicated as Power and Ground. At points P and G, a digital device (i.e. IC) is connected. In this representation, the device has a gate switching from low to high level, and a step voltage V S with a rise time t r is launched onto the line (trace) towards a receiver placed somewhere in the PCB. The traveling signal is given by
where Z 0 is the characteristic impedance of the line (trace) and I S is the variation of current in line before and after the switching. This happens every time the double delay of the trace 2T D is much higher than the switching rise time t r or fall time t f of the output voltage. Considering a typical per-unit-length delay time of about 6 ns/m, and rise and fall times (i.e. t r and t f ) of about 1 ns or less, which is a common situation in a PCB, it is easy to deduce that traces must be modeled as transmission lines. When this situation does not occur, the line is said electrically short, and the load of the driver can be modeled by a lumped capacitance which is the sum of the trace capacitance and the receiver input capacitance. For short lines, the inductive effect can be neglected. In any case, at the output of the driver there is a current variation I S that must be provided by the PDN. When the gate switches, another impulsive current, denoted by I t , could be sunk by the gate. This current is caused by the momentary simultaneous switch-on of the two output transistors in the typical totem-pole configuration characteristic of TTL and CMOS devices that, with their complementary condition on or off, determine one of the two (high or low) logic levels (see Chapter 2). Therefore, the total switching current that the PDN must provide to the IC is given by I = I t + I S (1.3)
Denoting by Z PDN the characteristic impedance of the PDN or the impedance looking back from the points P and G where an IC is connected, the voltage drop between these two points is given by Frequency (Hz) This is an impulsive disturbance, indicated as I-noise, that sums to the DC power supply V CC of the device. As many gates can switch simultaneously, this noise, known also as Simultaneous Switching Noise (SSN), could rise to dangerous values for the functionality of the system. Therefore, the main task of an electrical designer is to make the parameter Z PDN as low as possible. This goal can be pursued by increasing the capacitance term in Equation (1.1a) by means of decoupling capacitors, and by using power and ground planes instead of bus bars in order to have a higher interplane capacitance C ip and a lower PDN inductance L pcb . This is usually accomplished as shown in Figure 1 .1a.
At the VRM output, a large decoupling capacitor, indicated as bulk capacitance C bulk , is inserted for filtering the lower-frequency components of low-and high-level changes caused by circuit switching throughout the PCB. For filtering the higher-frequency components, a number of decoupling capacitors with capacitance C dec are distributed at regular intervals along the PDN and located near the devices. Between each pair of capacitors there is a power/ground effective inductance L pcb . The problem with decoupling capacitors is that their action as capacitance is affected by the inductance associated with the component itself, plus the inductance associated with the component connections to the power and ground conductors, denoted by L bulk and L dec . The effect of these parasitic inductances is shown in Figure 1 .1b, where a typical impedance Z PDN is plotted versus frequency. At very low frequencies the network appears
